INTRODUCTION
Dc-link capacitors are used for absorbing instantaneous power difference between the input source and output load, minimizing voltage variation on the dc link, and providing sufficient energy during the hold-up time of the system if required. Many efforts have been devoted to reducing the required dc-link capacitance, providing the opportunity to increase the power density and enhance the reliability of power electronic systems. The concept of active power filters developed for ac-line power conditioning [1] - [3] can be applied in the dc-link side for capacitance reduction. Various kinds of auxiliary circuits in parallel with the dc-link capacitor are proposed in [4] - [9] . The added circuit serves as an active impedance or energy source. The common challenge of all these methods is that the components used in the auxiliary circuit are under a high voltage stress, which could be as high as the dc-link voltage. In [10] , a voltage compensator connected in series with the dc-bus line is introduced and applied for different types of capacitorsupported power electronic systems. The compensator processes the voltage ripple across the dc-link capacitor only, allowing the use of components of voltage rating much lower than the dc link. This paper analyzes the hold-up time of the dc-link module proposed in [10] . On one hand, the impact of the added active filters on the hold-up function of the dc-link is not discussed in [4] - [10] . On the other hand, it is crucial to provide the design guideline for the applications requiring hold-up function [11] . Accordingly, the hold-up time analysis and the trade-off design conditions of the dc-link module are discussed and experimentally verified in the following sections. From energy storage perspective, the dc-link module distributes the energy storage for maintaining output power during hold-up time into the dc-link capacitor C and the voltage compensator. 
II. PROPOSED DC-LINK MODULE

A. Basic Concept
2 C v Δ 2 C v Δ
B. Implementation of the DC-link Module
Fig . 2 shows the implementation of v ab and its control method. v ab is generated by a dc-ac converter consisting of a full-bridge (FB) and an output filter formed by the inductor L f and capacitor C f . Its dc side is connected to an energy storage device such as a capacitor. The gate signals for the switches S 1 -S 4 in the FB are generated by a PWM modulator. It should be noted that the power stage could also be implemented by a half-bridge for loads with unidirectional current flow. The voltage ripple Δ C v on C is sampled by a scaling factor of α. A PI control loop is added to regulate the dc voltage level of the input capacitor of the voltage compensator.
C. Operation of the DC-link Module
Figs. 3(a) and (b) present the operating modes of the voltage compensator. When S 2 and S 3 are on, the capacitor C a is charged by the load current i d and when S 1 and S 4 are on, the capacitor C a is discharged. Fig. 3(c) shows the waveforms of the dc-link capacitor voltage v C , modulating signal v m , carrier signal v tri , and the voltage across C a , v a . It should be noted that the feedback signal v fd may contain multiple frequency components as it is obtained by scaling down Δv C . t 0 and t 1 in Fig. 3 (c) are defined as the two time instants when Δv C is across zero within one period. During t 0 -t 1 , the capacitor C a is being charged by the load current and its voltage increases from minimum to maximum. During t 1 -t 2 , the capacitor C a is being discharged by the load current from maximum to minimum. Based on Fig. 3 and SPWM principle discussed in [12] , the output of the voltage compensator v ab is in phase with the modulating signal v m , thus, in phase with voltage ripple across the dc-link capacitor. The detailed derivations of the operation of the proposed dc-link module are presented in [13] . As discussed in [13] , the voltage compensator processes only reactive power except for a special case when the ac components of i a and i d are of same freqency and in phase. 
TABLE I DEFINED PARAMETERS FOR HOLD-UP TIME ANALYSIS
Parameters Descriptions
N Number of cycles respect to the period of the dc-link voltage ripple.
Ratio between the ripple voltage (half of peak-to-peak value) and dc voltage across the dc-link capacitor. VC is the steady-state dc component of vC.
Ratio between the dc voltage of the auxiliary capacitor and dc-link voltage ripple (half of peak-to-peak value).
Ratio between the dc-link capacitor ripple current (half of peak-to-peak value) and the steady-state load current. 
ω is the angular frequency of the capacitor ripple current ω = 2πf rip . 
III. HOLD-UP TIME ANALYSIS
The analysis in this part is crucial for power converters connected to critical loads when the entire system has to meet the hold-up time requirement. After a line dropout, the energy stored in the dc-link module solely delivers power to the load. In the following analysis, the hold-up time is defined as the time duration between the start of the supply outage, i.e., i a = 0 and the voltage v d reduces to the minimum dc bus voltage V d,min . Fig. 4 (a) presents the timing diagram of two consecutive hold-up intervals distinguished by value of the modulation amplitude ratio M a defined in Fig. 3(c) (i.e., M a = V m /V tri ). Figs. 4(b) and (c) show the equivalent circuits of the two intervals 0~t h1 and t h1 -t h2 , respectively. Table I defines the parameters used in the following analysis. The power loss of the voltage compensator is neglected and the dc-link module is connected to a constant power load P d .
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t h1 is the time instant at which the amplitude modulation ratio M a = 1. Thus,
According to (1)- (3),
Due to the variation of v d , the load current I d is also varying. By neglecting the variation of
By applying the conservation of energy, it can be obtained that
It can be derived from (8) that ( )
By substituting (9) into (5), 
where
By applying the conservation of energy, it can be obtained that ( )
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It can be derived from (14) that β ρ λ ω μ μ
Therefore, according to (7) and (15), the sustained holdup time t h and corresponding number of hold-up cycle N of the proposed dc-link module are given by
For special case when 1 γ = , 
By assuming that the ripple currents following through the dc-link capacitors with and without the voltage compensator are the same,
According to (18) and (19),
IV. DESIGN GUIDELINES The design guidelines for the applications without holdup time requirements have been presented in [13] . This paper focuses the design guidelines when the hold-up function is required. For this type of applications, the determining factor for the energy storage is the required hold-up time rather than the voltage ripple specification.
Figs. 5 and 6 graphically represent (17) and (21). It should be noted that λ and γ are only for the proposed dclink module containing an additional energy storage capacitor C a . However, they appear in (21) because that the comparison is based on the same energy storage. The λ-γ selection area ensuring extended hold-up time by using the dc-link module is shown by the shaded area in Fig. 6 . Various curves of constant number of hold-up cycles and ratios of N/N' are plotted in dot line and solid line, respectively. For N / N' > 1, the hold-up time of the dc-link module is longer than dc-link capacitor only.
The results shown in Fig. 5 and Fig. 6 are with µ of 0.02, which is corresponding to a determined value of the dc-link capacitance C from the design perspective. Therefore, the trade-off design condition is between maximization of N / N' and minimization of C a and its voltage stress V a , meanwhile, achieving the required hold-up cycle N. Different figures can be plotted for other values of µ, corresponding to different value of C. By considering all of the values of λ and γ selected for different value of µ, it allows the selection of the optimal values of µ, λ and γ, thus, the optimal values of C, C a and the voltage stress of C a , V a .
V. EXPERIMENTAL VERIFICATIONS
The proposed dc-link module can be applied for various capacitor-supported power electronic systems as the verifications shown in [10] and [13] . Two prototypes of the dc-link module have been built and implemented by analog controller and a low cost MCU, respectively, as shown in Fig. 7 . The input of the voltage compensator is implemented by two 470 µF/63 V E-Caps with a predicted lifetime of 128,000 hours at nominal voltage and current stresses at 85°C [14] . Their lifetime is comparable with that of the film capacitors used in the prototypes. To reduce the conduction losses, four low voltage (i.e., 100 V) MOSFETs are used in the FB inverter. Therefore, all of the components in the voltage compensator withstand very low voltage stresses. vC: 100 V/div, vd: 100 V/ div, vin: 300 V/ div and timescale: 10ms /div). Fig. 8 and Fig. 9 present the experimental waveforms. When the hold-up time is not required, the dc-link capacitance is reduced from 940 µF to 110 µF while ensuring a reduction of voltage ripple from 4.8 V to 3.9 V at 500 W load. It can be noted that the voltage ripple across the power film capacitor in the proposed dc-link module is still high, which is cancelled by output voltage of the compensator, resulting in a very low ripple component in the output terminals. As shown in Fig. 9 , the same dc-link module achieves a hold-up time of 28.9 ms under a load of 170 W, 1.8 times of that of the single capacitor solution, which has a hold-up time of 16 ms, with the same overall energy storage.
CONCLUSION
The hold-up time of a proposed dc-link module with a series voltage compensator is analyzed. The trade-off design conditions to maximize the hold-up time are presented. Comparisons between solutions with and without the series voltage compensator have been made for a PFC front-end power converter. The experimental results verify that the hold-up time can be extended (e.g., 1.8 times in the testing example) with the same overall energy storage by using the dc-link module.
